Design and Implementation of the PAPRICA Parallel Architecture
On Time Optimal Implementation of Uniform Recurrences onto Array Processors via Quadratic Programming
High Throughput, Scalable VLSI Architecture for Block Matching Motion Estimation*
A Systolic Design Methodology with Application to Full-Search Block-Matching Architectures