Digital Median Filters
Minimizing Buffer Requirements under Rate-Optimal Schedule in Regular Dataflow Networks*†
An Efficient VLSI Architecture for the Computation of 1-D Discrete Wavelet Transform
Synthesis and Optimization of Combinational Interface Circuits
The Flagged Prefix Adder and its Applications in Integer Arithmetic