logo
Guest Editorial
Methodical Low-Power ASIP Design Space Exploration
Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT
An MPEG-4 Renderer for High Quality Video Composition and Texture Mapping
High Speed 4-Symbol Arithmetic Encoder Architecture for Embedded Zero Tree-Based Compression
Robust Digital Terrestrial TV Broadcasting System with Error-Resilient Schemes
Tree-Structured Multiple Description Coding
A Real-Time Video Decoder for Digital HDTV
Memory Power Reduction for High-Speed Implementation of Turbo Codes
An Efficient In-Place VLSI Architecture for Viterbi Algorithm
Fast Fourier Transforms Using the Complex Logarithmic Number System
A Novel Method for Partially Adaptive Broadband Beamforming